Virtuoso: Steps for mixed signal simulation

Aim of this is to guide entry level engineers/ curious people to get started with Mixed signal simulation using Virtuoso environment
Note: 'à' stands for --> in this document.

a)      Virtuoso &

b)      Tools  à Library manager

Creating new Library can be done through

1)      File à new library

Note: You will be prompted to give the directory path at which the library will be created

2)      Dialog box: Technology file for trial library

Click on à Do not need process information and click okay

To copy some digital cells into the new created library

The best way to do that will be

1)      Go to the library whose cell needs to be copied

2)      Copy the cell or the view which you would like to copy. You can do this by simply right click and copy

3)      A dialog box will prompt you to give the library where u would like to copy the new cell/view files

4)      Press okay

5)      Copy problems à Check the message window for files and make a decision if you need to over write the files if they already exist during this process à Click on fix errors /Overwrite all and then press okay

6)      After copying all the desired verilog views

7)      This step is required only if we have copied views from another library. Double click on the schematic à Click on the copied view and press Q à Library name should coincide with the present working library name

Create new Config file

1)      Create the config file. File à New à Cellview  press okay

2)      New drop down menu Select view à Schematic à click on Use template à Select from drop down menu AMS

3)      Save

To populate a library with verilog cell views hierarchically from a verilog text file

Note: For populate you have to be in the config view.

            This step is important for viewing the signals through a hierarchical way/ internal signals.

1)      Populate à File Populate à

2)      From Section à Browse to the path of the top level verilog file

3)      To Section à From the drop down menu select the New Created Library

4)      View à Verilog e.g. instead of module

5)      Tick on the update library list

6)      Click on the Update icon in the config view

7)      Save all the changes made

To run the simulation

1)      Double click on config

2)      Dialog box will emerge à yes for configuration and top cell view

3)      Schematic editor window click Launch à ADE L

4)      Simulation window, Setup à Simulator à AMS

5)      Simulation window, Analysis à Stop Time to be specified

6)      Simulation window, To view the outputs: Go to à Select from HED for hierarchical digital signals / Select on schematic for available signals to be probed