Use of Generic in VHDL

Syntax in vhdl

--multiple generic used in module
entity math_calc is
    generic( GPIO_DATA              : integer := 64;
                 RAW_DATA              : integer := 32;  
                 CHANNEL_DATA    : integer := 13
       );
Note: In case we need to modify the generic from the top do see syntax for generic map.